Data Path Acceleration Architecture
{{Advert|date=April 2013}}
The QorIQ Data Path Acceleration Architecture or QorIQ DPAA is a architecture which integrates aspects of packet processing in the SoC, thereby addressing issues and requirements resulting from the multicore nature of QorIQ SoCs. The DPAA includes Cores, Network and packet I/O as well as hardware offload accelerators.
The DPAA can be used to address various performance related requirements, especially those created by the high speed network I/O found on multicore SoCs such as the P4080.{{Citation needed|date=September 2022}}
References
{{Reflist}}
External links
- http://freescalesemi.com.cn/cstory/ftf/2009/download/net_f0279.pdf {{Webarchive|url=https://web.archive.org/web/20110816181521/http://freescalesemi.com.cn/cstory/ftf/2009/download/net_f0279.pdf |date=2011-08-16 }}
- [http://www.electropages.com/2010/08/freescale-three-new-qoriq-processors-incorporate-data-path-acceleration/ Freescale – Three new QorIQ processors incorporate data path acceleration (DPAA software)] {{Webarchive|url=https://web.archive.org/web/20110720082155/http://www.electropages.com/2010/08/freescale-three-new-qoriq-processors-incorporate-data-path-acceleration/ |date=2011-07-20 }}
- http://cache.freescale.com/files/soft_dev_tools/doc/app_note/AN4543.pdf{{Dead link|date=July 2019 |bot=InternetArchiveBot |fix-attempted=yes }}
- http://cache.freescale.com/files/soft_dev_tools/doc/user_guide/QORIQCSDPAAUG.pdf{{Dead link|date=July 2019 |bot=InternetArchiveBot |fix-attempted=yes }}
- http://www.freescale.com/files/32bit/doc/white_paper/QORIQDPAAWP.pdf