MB86900
{{Infobox CPU
| name = MB86900
| image =
| image_size =
| caption =
| produced-start = 1986
| produced-end =
| slowest = 16.67
| fastest =
| slow-unit = MHz
| fast-unit = MHz
| fsb-slowest =
| fsb-fastest =
| fsb-slow-unit =
| fsb-fast-unit =
| size-from =
| size-to =
| soldby =
| designfirm = Fujitsu
| manuf1 =
| core1 =
| sock1 =
| pack1 =
| arch = SPARC V7
| microarch =
| numcores = 1
}}
The MB86900 is a microprocessor produced by Fujitsu,{{cite web |title=Fujitsu to take ARM into the realm of Super |url=http://www.cpushack.com/2016/06/21/fujitsu-to-take-arm-into-the-realm-of-super/ |website=The CPU Shack Museum |date=June 21, 2016 |accessdate=30 June 2019}} which implements the SPARC V7 instruction set architecture developed by Sun Microsystems. It was the first implementation of SPARC, introduced in 1986, and was used in the first SPARC-based workstation, the Sun Microsystems Sun-4, from 1987.{{cite web |title=Fujitsu SPARC |url=http://www.cpu-collection.de/?tn=0&l0=cl&l1=SPARC&l2=Fujitsu |website=cpu-collection.de |accessdate=30 June 2019}}{{cite web |title=Timeline |url=https://sparc.org/timeline/ |website=SPARC International |accessdate=30 June 2019}} Its chipset operated at 16.67 MHz. The chipset consisted of two chips, the MB86900 microprocessor and the MB86910 floating-point unit. The chip set was implemented with two 20,000-gate, 1.2 μm complementary metal–oxide–semiconductor (CMOS) gate-arrays fabricated by Fujitsu Limited.
Notes
{{reflist}}
References
- Quach, L.; Chueh, R. (1988). "CMOS gate array implementation of SPARC". Thirty-Third IEEE Computer Society International Conference, Digest of Papers.
- Namjoo, M. (1989). "SPARC implementations: ASIC vs. custom design". Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences.
{{Sun hardware}}
{{Fujitsu}}
Category:SPARC microprocessors