OR-AND-invert
OR-AND-invert gates, or OAI-gates, are logic gates comprising OR gates followed by a NAND gate. They can be efficiently implemented in logic families like CMOS and TTL. They are dual to AND-OR-invert gates.
Overview
OR-AND-invert gates implement the inverted product of sums. groups of , input signals combined with OR, and the results then combined with NAND.
Examples
=2-1 OAI-gate=
A 2-1-OAI gate realizes the following function:
:
class="wikitable" | |||
bgcolor="#ddeeff" align="center"
|colspan=4|Truth table 2-1 OAI | |||
bgcolor="#ddeeff" align="center"
|colspan=3|Input | Output Y | ||
{{no2|0}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} |
{{no2|0}} | {{no2|0}} | {{yes2|1}} | {{yes2|1}} |
{{no2|0}} | {{yes2|1}} | {{no2|0}} | {{yes2|1}} |
{{no2|0}} | {{yes2|1}} | {{yes2|1}} | {{no2|0}} |
{{yes2|1}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} |
{{yes2|1}} | {{no2|0}} | {{yes2|1}} | {{no2|0}} |
{{yes2|1}} | {{yes2|1}} | {{no2|0}} | {{yes2|1}} |
{{yes2|1}} | {{yes2|1}} | {{yes2|1}} | {{no2|0}} |
=2-2 OAI gate=
A 2-2-OAI gate realizes the following function:
:
class="wikitable" | ||||
bgcolor="#ddeeff" align="center"
|colspan=5|Truth table 2-2 OAI | ||||
bgcolor="#ddeeff" align="center"
|colspan=4|INPUT | OUTPUT Q | |||
{{no2|0}} | {{no2|0}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} |
{{no2|0}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} | {{yes2|1}} |
{{no2|0}} | {{no2|0}} | {{yes2|1}} | {{no2|0}} | {{yes2|1}} |
{{no2|0}} | {{no2|0}} | {{yes2|1}} | {{yes2|1}} | {{yes2|1}} |
{{no2|0}} | {{yes2|1}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} |
{{no2|0}} | {{yes2|1}} | {{no2|0}} | {{yes2|1}} | {{no2|0}} |
{{no2|0}} | {{yes2|1}} | {{yes2|1}} | {{no2|0}} | {{no2|0}} |
{{no2|0}} | {{yes2|1}} | {{yes2|1}} | {{yes2|1}} | {{no2|0}} |
{{yes2|1}} | {{no2|0}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} |
{{yes2|1}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} | {{no2|0}} |
{{yes2|1}} | {{no2|0}} | {{yes2|1}} | {{no2|0}} | {{no2|0}} |
{{yes2|1}} | {{no2|0}} | {{yes2|1}} | {{yes2|1}} | {{no2|0}} |
{{yes2|1}} | {{yes2|1}} | {{no2|0}} | {{no2|0}} | {{yes2|1}} |
{{yes2|1}} | {{yes2|1}} | {{no2|0}} | {{yes2|1}} | {{no2|0}} |
{{yes2|1}} | {{yes2|1}} | {{yes2|1}} | {{no2|0}} | {{no2|0}} |
{{yes2|1}} | {{yes2|1}} | {{yes2|1}} | {{yes2|1}} | {{no2|0}} |
Realization
OAI-gates can efficiently be implemented as complex gates. An example of a 3-1 OAI-gate is shown in the figure below.{{Cite web |url=https://tams.informatik.uni-hamburg.de/applets/hades/webdemos/05-switched/40-cmos/oai31.html |title=CMOS OAI31 or-and-invert complex gate |access-date=2024-02-12 |last=Hendrichs |first=Norman |publisher=University of Hamburg}}
Examples of use
One possibility of implementing an XOR gate is by using a 2-2-OAI-gate with non-inverted and inverted inputs. {{Cite web |url=https://sus.ziti.uni-heidelberg.de/Lehre/WS1617_DST/DST_Fischer_03_Logik_Gatter.pptx.pdf |title=Aussagenlogik und Gatter |access-date=2024-01-21 |last=Fischer |first=P. |publisher=University of Heidelberg}}