Power–delay product
{{Use dmy dates|date=August 2019|cs1-dates=y}}
In digital electronics, the power–delay product (PDP) is a figure of merit correlated with the energy efficiency of a logic gate or logic family. Also known as switching energy, it is the product of power consumption P (averaged over a switching event) times the input–output delay or duration of the switching event D. It has the dimension of energy and measures the energy consumed per switching event.
In a CMOS circuit the switching energy and thus the PDP for a 0-to-1-to-0 computation cycle is CL·VDD2. Therefore, lowering the supply voltage VDD lowers the PDP.
{{anchor|EDP}}Energy-efficient circuits with a low PDP may also be performing very slowly, thus energy–delay product (EDP), the product of E and D (or P and D2), is sometimes a preferable metric.
In CMOS circuits the delay is inversely proportional to the supply voltage VDD and hence EDP is proportional to VDD. Consequently, lowering VDD also benefits EDP.
See also
References
{{Reflist|refs=
{{cite book |author-first=Vincent C. |author-last=Gaudet |chapter=Chapter 4.1. Low-Power Design Techniques for State-of-the-Art CMOS Technologies |editor-first=Bernd |editor-last=Steinbach |editor-link=:de:Bernd Steinbach |title=Recent Progress in the Boolean Domain |publisher=Cambridge Scholars Publishing |publication-place=Newcastle upon Tyne, UK |location=Freiberg, Germany |edition=1 |date=2014-04-01 |orig-date=2013-09-25 |isbn=978-1-4438-5638-6 |pages=187–212 |url=https://books.google.com/books?id=_pwxBwAAQBAJ |access-date=2019-08-04}} [https://web.archive.org/web/20210228020207/https://www.tau.ac.il/~ilia1/publications/rpbd_book.pdf] (xxx+428 pages)
}}
Further reading
- {{cite book |title=Fundamentals of Solid-State Electronics |author-first=Chih-Tang |author-last=Sah |date=1991-07-11 |publisher=World Scientific |edition=1 |isbn=978-9-81020637-6 |url=https://books.google.com/books?id=vC8vNFCUgkUC&pg=PA581}}
- {{cite book |title=Electronic Devices and Integrated Circuits |author-first1=Brahmadeo Prasad |author-last1=Singh |author-first2=Rekha |author-last2=Singh |date=2008 |publisher=Prentice-Hall Of India Pvt. Limited |isbn=978-8-12033192-1 |url=https://books.google.com/books?id=2aqtlybkFE0C&pg=PA383}}
- {{cite book |title=Designing CMOS Circuits for Low Power |editor-first1=Dimitrios |editor-last1=Soudris |editor-first2=Christian |editor-last2=Piguet |editor-first3=Costas |editor-last3=Goutis |date=2002-10-31 |publisher=Springer US |isbn=978-1-40207234-5 |series=European Low-Power Initiative for Electronic System Design |url=https://books.google.com/books?id=86oXI7MWw8AC&pg=PA85}}
- {{cite book |title=Low Power Design in Deep Submicron Electronics |editor-first1=Wolfgang |editor-last1=Nebel |editor-first2=Jean |editor-last2=Mermet |series=NATO ASI Series |work=Series E: Applied Sciences |volume=337 |date=1997-06-30 |publisher=Kluwer Academic Publishing |isbn=0-7923-4569-X |issn=0168-132X |url=https://books.google.com/books?id=1orS8Ab0Mv0C&pg=PA219}}
{{DEFAULTSORT:Power-delay product}}
{{electronics-stub}}