AMD 10h#11h

It appears that AMD has not used K-nomenclature (which originally stood for "Kryptonite" in the K5 processor{{cite news | first=Arik | last=Hesseldahl | title=Why Cool Chip Code Names Die | date=2000-07-06 | url =https://www.forbes.com/2000/07/06/mu2.html | work =forbes.com | access-date = 2007-07-14 }}) from the time after the use of the codename K8 for the AMD K8 or Athlon 64 processor family, since no K-nomenclature naming convention beyond K8 has appeared in official AMD documents and press releases after the beginning of 2005.

The name "K8L" was first coined by Charlie Demerjian in 2005, at the time a writer at The Inquirer,{{cite web |url=http://www.theinquirer.net/default.aspx?article=27421 |title=The Inquirer report |work= The Inquirer |author= |date= |archive-url=https://web.archive.org/web/20070906163444/http://www.theinquirer.net/default.aspx?article=27421 |archive-date=September 6, 2007 |url-status=unfit}} and was used by the wider IT community as a convenient shorthand{{cite news|last=Valich |first=Theo |title=AMD explains K8L misnomer |url=http://www.theinquirer.net/default.aspx?article=37444 |publisher=The Inquirer |access-date=2007-03-16 |archive-url=https://web.archive.org/web/20070210133934/http://www.theinquirer.net/default.aspx?article=37444 |archive-date=February 10, 2007 |url-status=unfit }} while according to AMD official documents, the processor family was termed "AMD Next Generation Processor Technology".[https://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~111541,00.html Official Announcement of "AMD Next Generation Processor Technology"]

The microarchitecture has also been referred to as Stars, as the codenames for desktop line of processors was named under stars or constellations (the initial Phenom models being codenamed Agena and Toliman).

In a video interview,[http://www.syndrome-oc.net/articles.php?article=94&lang=en Video interview of Giuseppe Amato (AMD's Technical Director, Sales and Marketing EMEA)] {{webarchive|url=https://archive.today/20090712021634/http://www.syndrome-oc.net/articles.php?article=94&lang=en |date=2009-07-12 }} in February 2007 Giuseppe Amato confirmed that the codename is K10.

It was revealed, by The Inquirer itself, that the codename "K8L" referred to a low-power version of the K8 family, later named Turion 64, and that K10 was the official codename for the microarchitecture.

AMD refers to it as Family 10h Processors, as it is the successor of the Family 0Fh Processors (codename K8). 10h and 0Fh refer to the main result of the CPUID x86 processor instruction. In hexadecimal numbering, 0Fh (h represents hexadecimal numbering) equals the decimal number 15, and 10h equals decimal 16. (The "K10h" form that sometimes pops up is an improper hybrid of the "K" code and Family identifier number.)

In 2003, AMD outlined the features for upcoming generations of microprocessors after the K8 family of processors in various events and analyst meetings, including the Microprocessor Forum 2003.[http://pc.watch.impress.co.jp/docs/2006/0119/kaigai233_01l.gif Microprocessor Forum 2003 presentation slide] The outlined features to be deployed by the next-generation microprocessors are as follows:

• Threaded architectures.
• Chip level multiprocessing.
• Huge scale MP (multi-processor) machines.
• 10 GHz operation.
• Much higher performance superscalar, out-of-order CPU core.
• Huge caches.
• Media/vector processing extensions.
• Branch and memory hints.
• Security and virtualization.
• Enhanced Branch Predictors.
• Static and dynamic power management.

In June 2006, AMD executive vice president Henri Richard had an interview with DigiTimes commented on the upcoming processor developments:

{{blockquote|

Q: What is your broad perspective on the development of AMD processor technology over the next three to four years?

A: Well, as Dirk Meyer commented at our analysts meeting, we're not standing still. We've talked about the refresh of the current K8 architecture that will come in '07, with significant improvements in many different areas of the processor, including integer performance, floating point performance, memory bandwidth, interconnections and so on.|AMD Executive Vice President, Henri Richard|Source: DigiTimes Interview with Henri Richard[http://www.digitimes.com/news/a20060628VL201.html AMD's vision for next few years] - an interview with Henri Richard}}

On November 30, 2006, AMD live demonstrated the native quad core chip known as "Barcelona" for the first time in public,{{cite news | url=http://news.cnet.com/2061-10791_3-6139758.html | title=AMD Demonstrates Its Quad Core Server Chips | publisher=CNET.com | date=2006-11-30}} while running Windows Server 2003 64-bit Edition. AMD claims 70% scaling of performance in real world loads, and better performance than Intel Xeon 5355 processor codenamed Clovertown.{{cite news | url=http://www.legitreviews.com/article/426/1/ | title=AMD Demonstrates Barcelona; The First True, Native Quad Core Opteron | publisher=legitreviews.com | date=2006-11-30}}

On January 24, 2007, AMD Executive Vice President Randy Allen claimed that in live tests, in regard to a wide variety of workloads, "Barcelona" was able to demonstrate 40% performance advantage over the comparable Intel Xeon codenamed Clovertown dual-processor (2P) quad-core processors.{{cite news | url=http://www.dailytech.com/article.aspx?newsid=5863 | title=AMD Expects Quad Core Barcelona to Outperform Clovertown by 40% | publisher=dailytech.com | date=2007-01-25 | access-date=2007-04-19 | archive-url=https://web.archive.org/web/20070227223316/http://www.dailytech.com/Article.aspx?newsid=5863 | archive-date=2007-02-27 | url-status=dead }} The expected performance of floating point per core would be approximately 1.8 times that of the K8 family, at the same clock speed.{{cite news | title=Go to 'Barcelona' over 'Cloverton' | url=http://news.cnet.com/AMD+Go+to+Barcelona+over+Clovertown+-+page+2/2100-1006_3-6152645-2.html?tag=st.num | publisher=CNET.com | date=2007-01-23}}

On May 10, 2007, AMD held a private event demonstrating the upcoming processors codenamed Agena FX and chipsets, with one demonstrated system being AMD Quad FX platform with one Radeon HD 2900 XT graphics card on the upcoming RD790 chipset. The system was also demonstrated real-time converting a 720p video clip into another undisclosed format while all 8 cores were maxed at 100% by other tasks.{{Cite web |url=http://www.tgdaily.com/index.php?option=com_content&task=view&id=31977 |title=TGDaily report |access-date=2007-05-11 |archive-url=https://web.archive.org/web/20070926232509/http://www.tgdaily.com/index.php?option=com_content&task=view&id=31977 |archive-date=2007-09-26 |url-status=dead }}

On the December 2006 analyst day, Executive vice president Marty Seyer announced a new mobile core codenamed Griffin launched in 2008 with inherited power optimizations technologies from the K10 microarchitecture, but based on a K8 design.

In November 2007 AMD stopped delivery of Barcelona processors after a bug in the translation lookaside buffer (TLB) of stepping B2 was discovered that could rarely lead to a race condition and thus a system lockup.[http://www.dailytech.com/Understanding++AMDs+TLB+Processor+Bug/article9915.htm "Understanding AMD's TLB Processor Bug"]. Daily Tech. {{Webarchive|url=https://web.archive.org/web/20090218235415/http://www.dailytech.com/Understanding++AMDs+TLB+Processor+Bug/article9915.htm |date=2009-02-18 }}. December 5, 2007 A patch in BIOS or software worked around the bug by disabling cache for page tables, but it was connected to a 5 to 20% performance penalty. Kernel patches that would almost completely avoid this penalty were published for Linux. In April 2008, the new stepping B3 was brought to the market by AMD, including a fix for the bug plus other minor enhancements.[http://www.xbitlabs.com/articles/cpu/display/phenom-x4-9850.html "TLB Bug – in the Past"]. Xbit Labs. {{webarchive|url=https://web.archive.org/web/20090209171447/http://xbitlabs.com/articles/cpu/display/phenom-x4-9850.html |date=2009-02-09 }}. March 26, 2008

AMD has introduced the microprocessors manufactured at 65 nm feature width using Silicon-on-insulator (SOI) technology, since the release of K10 coincides with the volume ramp of this manufacturing process.{{cite news | url=http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734 | title=An AMD Update: Fab 36 Begins Shipments, Planning for 65 nm process and AM2 Performance | publisher=AnandTech |date=2006-04-04}}

The K8 family was known to be particularly sensitive to memory latency since its design gains performance by minimizing this through the use of an on-die memory controller (integrated into the CPU); increased latency in the external modules negates the usefulness of the feature. DDR2 RAM introduces some additional latency over DDR RAM since the DRAM is internally driven by a clock at one quarter of the external data frequency, as opposed to one half that of DDR. However, since the command clock rate in DDR2 is doubled relative to DDR and other latency-reducing features (e.g. additive latency) have been introduced, common comparisons based on CAS latency alone are not sufficient. For example, Socket AM2 processors are known to demonstrate similar performance using DDR2 SDRAM as Socket 939 processors that utilize DDR-400 SDRAM. K10 processors support DDR2 SDRAM rated up to DDR2-1066 (1066 MHz).{{cite news |title=AMD's next-generation Star supports DDR2-1066 & SSE4a |url=http://www.techtalkz.com/processors-motherboards/4475-amd-s-next-generation-star-supports-ddr2-1066-sse4a.html |publisher=HKEPC Hardware |access-date=2007-03-19}}

While some desktop K10 processors are AM2+ supporting only DDR2, an AM3 K10 processor supports both DDR2 and DDR3. A few AM3 motherboards have both DDR2 and DDR3 slots (this does not mean that both types can be fitted at the same time), but for the most part they have only DDR3.

Lynx desktop processors only support DDR3, as they use the FM1 socket.

Image:AMD K10 Arch.svg

Image:K10h.jpg

Characteristics of the microarchitecture include the following:{{cite news |last=Shimpi |first=Anand Lal |url=http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2939 |title=Barcelona Architecture: AMD on the Counterattack |publisher=AnandTech |access-date=2007-03-18| archive-url= https://web.archive.org/web/20070319234707/http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2939| archive-date= 19 March 2007 | url-status= live}}

• Form factors
• Socket AM2+ with DDR2 for the 65 nm Phenom and Athlon 7000 Series
• Socket AM3 with either DDR2 or DDR3 for Semprons and the 45 nm Phenom II and Athlon II Series. They can also be used on AM3+ motherboards with DDR3. Note that, while all K10 Phenom Processors are backwards compatible with Socket AM2+ and Socket AM2, some 45 nm Phenom II Processors are only available for Socket AM2+. Lynx processors do not use either AM2+ nor AM3.
• Socket FM1 with DDR3 for Lynx processors.
• Socket F with DDR2, DDR3 with Shanghai and later Opteron processors
• Instruction set additions and extensions
• New bit-manipulation instructions ABM: Leading Zero Count (LZCNT) and Population Count (POPCNT)
• New SSE instructions named as SSE4a: combined mask-shift instructions (EXTRQ/INSERTQ) and scalar streaming store instructions (MOVNTSD/MOVNTSS). These instructions are not found in Intel's SSE4
• Support for unaligned SSE load-operation instructions (which formerly required 16-byte alignment){{cite news |last=Case |first=Loyd |title=AMD Unveils Barcelona Quad-Core Details |url=http://www.channelinsider.com/article/AMD+Unveils+Barcelona+QuadCore+Details/191008_2.aspx |publisher=Ziff Davis |access-date=2007-03-18}}{{dead link|date=June 2016|bot=medic}}{{cbignore|bot=medic}}
• Execution pipeline enhancements
• 128-bit wide SSE units
• Wider L1 data cache interface allowing for two 128-bit loads per cycle (as opposed to two 64-bit loads per cycle with K8)
• Lower integer divide latency
• 512-entry indirect branch predictor and a larger return stack (size doubled from K8) and branch target buffer
• Side-Band Stack Optimizer, dedicated to perform increment/decrement of register stack pointer
• Fastpathed CALL and RET-Imm instructions (formerly microcoded) as well as MOVs from SIMD registers to general purpose registers
• Integration of new technologies onto CPU die:
• Four processor cores (Quad-core)
• Split power planes for CPU core and memory controller/northbridge for more effective power management, first dubbed Dynamic Independent Core Engagement or D. I. C. E. by AMD and now known as Enhanced PowerNow! (also dubbed Independent Dynamic Core Technology), allowing the cores and northbridge (integrated memory controller) to scale power consumption up or down independently.{{cite news | url=http://www.hardocp.com/article.html?art=MTE0OCwsLGhlbnRodXNpYXN0 | title=AMD Next Generation Processor Technology Slides | publisher=HardOCP | date=2006-08-22}}
• Shutting down portions of the circuits in core when not in load, named "CoolCore" Technology.
• Improvements in the memory subsystem:
• Improvements in access latency:
• Support for re-ordering loads ahead of other loads and stores
• More aggressive instruction prefetching, 32 bytes instruction prefetch as opposed to 16 bytes in K8
• DRAM prefetcher for buffering reads
• Buffered burst writeback to RAM in order to reduce contention
• Changes in memory hierarchy:
• Prefetch directly into L1 cache as opposed to L2 cache with K8 family
• 32-way set associative L3 victim cache sized at least 2 MB, shared between processing cores on a single die (each with 512 K  of independent exclusive L2 cache), with a sharing-aware replacement policy.
• Extensible L3 cache design, with 6 MB planned for 45 nm process node, with the chips codenamed Shanghai.
• Changes in address space management:
• Two 64-bit independent memory controllers, each with its own physical address space; this provides an opportunity to better utilize the available bandwidth in case of random memory accesses occurring in heavily multi-threaded environments. This approach is in contrast to the previous "interleaved" design, where the two 64-bit data channels were bounded to a single common address space.
• Larger Tagged Lookaside Buffers; support for 1 GB page entries and a new 128-entry 2 MB page TLB
• 48-bit memory addressing to allow for 256 TB memory subsystems{{cite web|url=https://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/31116-Public-GH-BKDG_3.20_2-4-09.pdf |title=BIOS and Kernel Developer's Guide (BKDG) For AMD Family 10h Processors |access-date=2010-05-29 |page=24 |quote=Physical address space increased to 48 bits. |url-status=dead |archive-url=https://web.archive.org/web/20110609204027/http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/31116-Public-GH-BKDG_3.20_2-4-09.pdf |archive-date=June 9, 2011 }}
• Memory mirroring (alternatively mapped DIMM addressing),{{cite web

| url = http://support.amd.com/TechDocs/42300_15h_Mod_10h-1Fh_BKDG.pdf#page=340

| title = BIOS and Kernel Developer's Guide (BKDG) for AMD Family 15h Models 10h-1Fh Processors

| date = June 4, 2013 | access-date = January 25, 2015

| publisher = Advanced Micro Devices | website = support.amd.com

| format = PDF | page = 340

}} data poisoning support and Enhanced RAS

• AMD-V Nested Paging for improved MMU virtualization, claimed to have decreasing world switch time by 25%.
• Improvements in system interconnect:
• HyperTransport retry support
• Support for HyperTransport 3.0, with HyperTransport Link unganging which creates 8 point-to-point links per socket.
• Platform-level enhancements with additional functionality:
• Five p-states allowing for automatic clock rate modulation
• Increased clock gating
• Official support for coprocessors via HTX slots and vacant CPU sockets through HyperTransport: Torrenza initiative.

{{empty section|date=March 2023}}

APU features table

• Four AMD K10 cores
• L1 cache: 64 KB instruction and 64 KB dataIn this article, the conventional prefixes for computer memory denote base-2 values whereby "kilobyte" (KB) = 2¹⁰ bytes. (data + instructions) per core
• L2 cache: 512 KB per core, full-speed
• L3 cache: 2 MB shared between all cores
• Memory controller: dual channel DDR2-1066 MHz with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM2+, HyperTransport with 1600 to 2000 MHz
• Power consumption (TDP): 65, 95, 125 and 140 Watt
• First release
• November 19, 2007 (B2 Stepping)
• March 27, 2008 (B3 Stepping)
• Clock rate: 1800 to 2600 MHz
• Models: Phenom X4 9100e - 9950

• Three AMD K10 cores
• L1 cache: 64 KB instruction and 64 KB data cache per core
• L2 cache: 512 KB per core, full-speed
• L3 cache: 2 MB shared between all cores
• Memory controller: dual channel DDR2-1066 MHz with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM2+, HyperTransport with 1600 to 1800 MHz
• Power consumption (TDP): 65 and 95 Watt
• First release
• March 27, 2008 (B2 Stepping)
• April 23, 2008 (B3 Stepping)
• Clock rate: 2100 to 2500 MHz
• Models: Phenom X3 8250e - 8850

• Six AMD K10 cores
• L1 cache: 64 KB instructions and 64 KB data per core
• L2 cache: 512 KB per core, full-speed
• L3 cache: 6 MB shared between all cores.
• Memory controller: dual channel DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM2+, Socket AM3, HyperTransport with 1800 to 2000 MHz
• Power consumption (TDP): 95 or 125 Watt
• First release
• 27 April 2010 (E0 Stepping)
• Clock rate: 2.6 - 3.3 GHz; up to 3.7 GHz with Turbo Core
• Models: Phenom II X6 1035T, 1045T, 1055T, 1065T, 1075T, 1090T and 1100T

• Four AMD K10 cores harvested from Thuban with two cores disabled
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V, Turbo Core (AMD equivalent of Intel Turbo Boost)
• Memory support: DDR2 SDRAM up to PC2-8500, DDR3 SDRAM up to PC3-10600 (Socket AM3 only)
• Models: Phenom II X4 650T, 840T, 960T, 970 (Thuban-based Zosma core, OEM Only, 970 has unlocked multiplier but w/o Turbo Core)

• Four AMD K10 cores
• L1 cache: 64 KB instructions and 64 KB data per core
• L2 cache: 512 KB per core, full-speed
• L3 cache: 6 MB shared between all cores. The 800 series have 2 MB of its L3 Cache disabled due to defects.
• Memory controller: dual channel DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM2+, Socket AM3, HyperTransport with 1800 to 2000 MHz
• Power consumption (TDP): 65, 95, 125 and 140 Watt
• First release
• 8 January 2009 (C2 Stepping)
• Clock rate: 2500 to 3700 MHz
• Models: Phenom II X4 805 - 980 (except 840 and 850)

AMD released a limited edition Deneb-based processor to extreme overclockers and partners. Fewer than 100 were manufactured.

The "42" officially represents four cores running at 2 GHz, but is also a reference to the answer to life, the universe, and everything from The Hitchhiker's Guide to the Galaxy.{{Cite web|url=http://www.legitreviews.com/article/1009/2/|title = Legit Reviews - Technology News & Reviews| date=27 June 2022 }}

• Four AMD K10 cores
• Models: Phenom II 42 TWKR

• Four AMD K10 cores harvested from Deneb with L3 cache disabled
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V
• Memory support: DDR2 SDRAM up to PC2-8500 (DDR2-1066 MHz), DDR3 SDRAM up to PC3-10600 (DDR3-1333 MHz) (Socket AM3 only)
• Models: Phenom II X4 840 and 850

• Three AMD K10 cores using chip harvesting technique, with one core disabled
• L1 cache: 64 KB instructions and 64 KB data per core
• L2 cache: 512 KB per core, full-speed
• L3 cache: 6 MB shared between all cores
• Memory controller: dual channel DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM3, HyperTransport with 2000 MHz
• Power consumption (TDP): 65 and 95 Watt
• First release
• 9 February 2009 (C2 Stepping)
• Clock rate: 2500 to 3000 MHz
• Models: Phenom II X3 705e - 740

• Two AMD K10 cores using chip harvesting technique, with two cores disabled
• L1 cache: 64 KB instructions and 64 KB data per core
• L2 cache: 512 KB per core, full-speed
• L3 cache: 6 MB shared between all cores
• Memory controller: dual channel DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM3, HyperTransport with 2000 MHz
• Power consumption (TDP): 80 Watt
• First release
• 1 June 2009 (C2 Stepping)
• Clock rate: 3000 to 3500 MHz
• Models: Phenom II X2 545 - 570

• Two AMD K10 cores
• Some are chip harvests from Propus or Deneb with two cores disabled
• Most Regor-based processors feature double the L2 cache per core (1 MB) as other Athlon II and Phenom II processors.
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V
• Memory support: DDR2 SDRAM up to PC2-8500, DDR3 SDRAM up to PC3-8500 (DDR3-1066 MHz) (Socket AM3 only)
• Models: Phenom II X2 511 and 521

• Two AMD K10 cores harvested from Agena with two cores disabled{{Cite web|url=https://docs.google.com/spreadsheets/d/19Ms49ip5PBB7nYnf5urxsySvH-Sdy6liE2EBDaB8b54|title = List of Unlockable AMD CPUs}}
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V{{cite web|url=https://www.amd.com/us/products/desktop/processors/athlon-ii-x2/Pages/athlon-ii-key-features.aspx |title=AMD Athlon II Key Architectural Features |publisher=Advanced Micro Devices |access-date=July 8, 2010 |url-status=dead |archive-url=https://web.archive.org/web/20101202095247/http://www.amd.com/us/products/desktop/processors/athlon-ii-x2/Pages/athlon-ii-key-features.aspx |archive-date=December 2, 2010 }}
• Models: Athlon X2 6500 - 7850

• Two AMD K10 cores. Some 5000 series processors are chip harvests from Propus or Deneb; All 5200 series chips are harvests, each has two cores disabled
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V
• Models: Athlon X2 5000+ and 5200+

• Four AMD K10 cores harvested from Thuban with two cores disabled
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V, Turbo Core (AMD equivalent of Intel Turbo Boost)
• Memory support: DDR2 SDRAM up to PC2-8500, DDR3 SDRAM up to PC3-10600 (Socket AM3 only)
• Models: Athlon II X4 640[T]

• Four AMD K10 cores[http://www.pcgameshardware.de/aid,691707/Athlon-II-Viele-neue-Exemplare-der-neuen-Einsteiger-Prozessoren-von-AMD/CPU/News/ Athlon II: Viele neue Exemplare der neuen Einsteiger-Prozessoren von AMD][http://www.dinoxpc.com/News/news.asp?ID_News=17475&What=News&tt=In+arrivo+nuovi+processori+Athlon+II+da+AMD In arrivo nuovi processori Athlon II da AMD] {{webarchive |url=https://web.archive.org/web/20110710130651/http://www.dinoxpc.com/News/news.asp?ID_News=17475&What=News&tt=In+arrivo+nuovi+processori+Athlon+II+da+AMD |date=July 10, 2011 }}
• L1 cache: 64 KB instructions and 64 KB data per core
• L2 cache: 512 KB per core, full-speed
• Memory controller: dual channel DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM3, HyperTransport with 2000 MHz
• Power consumption (TDP): 45 Watt or 95 Watt
• First release
• September 2009 (C2 Stepping)
• Clock rate: 2200 - 3100 MHz
• Models: Athlon II X4 600e - 650

• Three AMD K10 cores chip harvested from Propus or Deneb with one core disabled
• L1 cache: 64 kB + 64 kB (data + instructions) per core
• L2 cache: 512 kB per core, full-speed
• Memory controller: dual channel DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM3, HyperTransport with 2 GHz
• Die Size: 169 mm²{{Cite web |url=http://www.lostcircuits.com/mambo//index.php?option=com_content&task=view&id=81&Itemid=42&limit=1&limitstart=1 |title=AMD Phenom II X6: Thuban the Dragon |access-date=2018-03-29 |archive-url=https://web.archive.org/web/20140716080858/http://www.lostcircuits.com/mambo//index.php?option=com_content&task=view&id=81&Itemid=42&limit=1&limitstart=1 |archive-date=2014-07-16 |url-status=dead }}
• Power consumption (TDP): 45 Watts or 95 Watts
• First release
• October 2009 (Stepping C2)
• Clock rate: 2.2–3.4 GHz
• Models: Athlon II X3 400e - 460

• Two AMD K10 cores
• L1 cache: 64 KB instructions and 64 KB data per core
• L2 cache: 1024 KB per core, full-speed
• Memory controller: dual channel DDR2-1066 MHz (AM2+), dual channel DDR3-1333 (AM3) with unganging option
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, AMD64, Cool'n'Quiet, NX bit, AMD-V
• Socket AM3, HyperTransport with 2000 MHz
• Power consumption (TDP): 65 Watt
• First release
• June 2009 (C2 Stepping)
• Clock rate: 1600 - 3600 MHz
• Models: Athlon II X2 250u - 280

• Single AMD K10 core harvest from Regor with one core disabled
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V
• Memory support: DDR2 SDRAM up to PC2-6400, DDR3 SDRAM up to PC3-8500 (Socket AM3 only)
• Models: Athlon II 160u and 170u

• Two or four AMD K10 cores with no L3 cache
• APUs without graphics. See below.
• Models: Athlon II X2 221 to Athlon II X4 651K

• Single AMD K10 core chip harvested from Regor with one core disabled
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V
• Models: Sempron 130-150

• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V
• Models: Sempron X2 180 and 190

• Two AMD K10 cores with no L3 cache
• APUs without graphics. See below.
• Models: Sempron X2 198

The first generation desktop APUs based on the K10 microarchitecture were released in 2011 (some models do not provide graphics capability, such as the Lynx Athlon II and Sempron X2).

• Fabrication 32 nm on GlobalFoundries SOI process
• Socket FM1
• Die size: 228 mm², with 1.178 billion transistors{{cite web |url= http://www.brightsideofnews.com/news/2012/5/28/amd-comes-clean-on-transistor-numbers-with-fx2c-fusion-processors.aspx |title= AMD Comes Clean on Transistor Numbers With FX, Fusion Processors |author= Theo Valich |date= 28 May 2012 |access-date= 23 August 2013}}{{cite web |url= http://www.anandtech.com/show/6332/amd-trinity-a10-5800k-a8-5600k-review-part-1 |title=AMD A10-5800K & A8-5600K Review: Trinity on the Desktop, Part 1 |author= Anand Lal Shimpi |date= 27 September 2012 |access-date= 23 August 2013}}
• AMD K10 cores with no L3 cache
• GPU: TeraScale 2
• All A and E series models feature Redwood-class integrated graphics on die (BeaverCreek for the dual-core variants and WinterPark for the quad-core variants). Sempron and Athlon models exclude integrated graphics.{{cite web |url=http://www.cpu-world.com/news_2011/2011081701_AMD_launches_A-Series_and_the_first_32nm_Athlon_II_X4_CPUs.html |title=AMD launches A-Series and the first 32nm Athlon II X4 CPUs |access-date=2013-11-10}}
• Support for up to four DIMMs of up to DDR3-1866 memory
• 5 GT/s UMI
• Integrated PCIe 2.0 controller
• Select models support Turbo Core technology for faster CPU operation when the thermal specification permits
• Select models support Hybrid Graphics technology to assist a discrete Radeon HD 6450, 6570, or 6670 discrete graphics card. This is similar to the current Hybrid CrossFireX technology available in the AMD 700 and 800 chipset series
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, Cool'n'Quiet, AMD-V
• Models: Lynx desktop APUs and CPUs

• Tigris platform{{cite web |url=https://www.amd.com/us/products/notebook/platforms/home/next-gen/Pages/platform-next-gen-notebooks.aspx |title=The 2009 AMD Mainstream Platform |publisher=Amd.com |access-date=2014-04-30 |archive-url=https://web.archive.org/web/20120527143416/http://www.amd.com/us/products/notebook/platforms/home/next-gen/Pages/platform-next-gen-notebooks.aspx |archive-date=2012-05-27 |url-status=dead }}
• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR2 SDRAM (Up to 800 MHz)
• Models: Turion II Ultra M600 to M660

• Tigris platform
• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR2 SDRAM (Up to 800 MHz)
• Models: Turion II M500 TO M560

• Danube platform{{cite web|url=https://www.amd.com/us/products/notebook/platforms/home/amd-m880g/Pages/m880g-chipset.aspx |title=AMD M880G Chipset |publisher=Amd.com |access-date=2014-04-30}}{{cite web|url=https://www.amd.com/us/products/notebook/platforms/home/2010-mainstream/Pages/2010-mainstream-platform.aspx |title=The 2010 AMD Mainstream Platform |publisher=Amd.com |access-date=2014-04-30}}
• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1333 MHz)
• Models: Turion II models

• Tigris platform
• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR2 SDRAM (Up to 800 MHz)
• Models: Athlon II M300 to M360

• Danube platform
• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1333 MHz)
• Models: Athlon II models

• Tigris platform
• Single AMD K10 core
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR2 SDRAM (Up to 800 MHz)
• Models: Sempron M100 to M140

• Nile platform{{cite web |url=https://www.amd.com/us/products/notebook/platforms/home/2010-ultrathin/Pages/2010-ultrathin-platform.aspx |title=The 2010 AMD Ultrathin Platform |publisher=Amd.com |access-date=2014-04-30 |archive-url=https://web.archive.org/web/20121031040503/http://www.amd.com/us/products/notebook/platforms/home/2010-ultrathin/Pages/2010-ultrathin-platform.aspx |archive-date=2012-10-31 |url-status=dead }}
• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1066 MHz)
• Models: Turion II Neo models

• Nile platform
• Two AMD K10 cores
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1066 MHz)
• Models: Athlon II Neo models

• Nile platform
• Single AMD K10 core
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1066 MHz)
• Models: Athlon II K125 and K145

• Nile platform
• Single AMD K10 core
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1066 MHz)
• Models: V 105

• Danube platform
• Single AMD K10 core
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1333 MHz)
• Models: V 120 to 160

• Danube platform
• Four AMD K10 cores
• Unlike desktop models, mobile Phenom II models do not have L3 cache
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1333 MHz)
• Models: Phenom II models

• Danube platform
• Three AMD K10 cores
• Unlike desktop models, mobile Phenom II models do not have L3 cache
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1333 MHz)
• Models: Phenom II models

• Danube platform
• Two AMD K10 cores
• Unlike desktop models, mobile Phenom II models do not have L3 cache
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Memory support: DDR3 SDRAM, DDR3L SDRAM (Up to 1333 MHz)
• Models: Phenom II models

• Fabrication 32 nm on GlobalFoundries' SOI process
• Socket FS1
• Two or four upgraded K10 cores codenamed Husky{{Citation needed|date=May 2014}} (K10.5{{Citation needed|date=May 2014}}) with no L3 cache, and with Redwood-class integrated graphics on die (WinterPark for the dual-core variants and BeaverCreek for the quad-core variants)
• Integrated PCIe 2.0 controller
• GPU: TeraScale 2
• Select models support Turbo Core technology for faster CPU operation when the thermal specification permits
• 2.5 GT/s UMI
• ISA extensions: MMX, Enhanced 3DNow!, SSE, SSE2, SSE3, SSE4a, ABM, NX bit, AMD64, AMD-V, PowerNow!
• Support for 1.35 V DDR3L-1333 memory, in addition to regular 1.5 V DDR3 memory specified
• Models: Sabine mobile APUs

There are two generations of K10-based processors for servers: Opteron 65 nm and 45 nm.

{{Main|AMD Fusion|Bulldozer (microarchitecture)|AMD Bobcat}}

AMD discontinued further development of K10 based CPUs after Thuban, choosing to focus on Fusion products for mainstream desktops and laptops and Bulldozer based products for the performance market. However, within the Fusion product family, APUs such as the first generation A4, A6 and A8-series chips (Llano APUs) continued to use K10-derived CPU cores in conjunction with a Radeon graphics core. K10 and its derivatives were phased out of production by the introduction of Trinity-based APUs in 2012, which replaced the K10 cores in the APU with Bulldozer-derived cores.

{{further|AMD mobile platform#Puma platform (2008)|AMD Turion#Turion X2 Ultra}}

The Family 11h microarchitecture was a mixture of both K8 and K10 designs with lower power consumption for laptop that was marketed as Turion X2 Ultra and was later replaced by completely K10-based designs.

{{further|AMD Accelerated Processing Unit#Llano}}

The Family 12h microarchitecture is a derivative of the K10 design:{{cite web|author1=David Kanter|title=AMD Fusion Architecture and Llano|url=http://www.realworldtech.com/fusion-llano/2/|website=Real World Tech|access-date=12 September 2015|date=27 June 2011}}{{cite web |author1=Pierre Boudier |author2=Graham Sellers |date=June 2011 |title=Memory System on Fusion APUs - The Benefits of Zero Copy |url=https://developer.amd.com/wordpress/media/2013/06/1004_final.pdf |publisher=AMD Fusion Developer Summit}}

• Both CPU and GPU were re-used to avoid complexity and risk
• Distinct Software and Physical integration makes Fusion (APU) microarchitectures different
• Power-saving improvements including clock gating
• Improvements to hardware pre-fetcher
• Redesigned memory controller
• 1MB L2 cache per core
• No L3 cache
• Two new buses for on-die GPU to access memory (called Onion and Garlic interfaces)
• AMD Fusion Compute Link (Onion) – interfaces to CPU cache and coherent system memory (see cache coherence)
• Radeon Memory Bus (Garlic) – dedicated non-coherent interface connected directly to memory

Note: These media discussions are listed in ascending date of publication.

• {{cite news | url=http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2565 | title=AMD CTO speaks about future AMD technologies | publisher=AnandTech |date=2005-10-14}}
• {{cite news | url=http://techreport.com/etc/2005q4/amd-direction/index.x?pg=1 | title=AMD outlines Future Goals (mostly non-specific at this time) | publisher=TechReport | date=2005-10-17 | access-date=2006-08-19 | archive-url=https://web.archive.org/web/20061230235342/http://techreport.com/etc/2005q4/amd-direction/index.x?pg=1 | archive-date=2006-12-30 | url-status=dead }}
• {{cite news | url=http://news.cnet.com/2061-10791_3-6029475.html?part=rss&tag=6029475&subj=news | title=AMD eyes Z-RAM for dense caches | publisher=CNet News | date=2006-01-20}}
• {{cite news | url=http://hardware.slashdot.org/article.pl?sid=06/01/21/0730235 | title=AMD licenses Z-RAM | publisher=SlashDot | date=2006-01-21}}
• {{cite news | url=http://www.geek.com/chips/amds-k8l-to-double-fpu-units-in-2007-561620/ | title=AMD's K8L to double FPU units in 2007 | publisher=Geek.com | date=2006-02-24 | access-date=2015-06-07 | archive-date=2016-01-12 | archive-url=https://web.archive.org/web/20160112143623/http://www.geek.com/chips/amds-k8l-to-double-fpu-units-in-2007-561620/ | url-status=dead }}
• {{cite news | url=http://www.theinquirer.net/?article=30042 | archive-url=https://web.archive.org/web/20060312095143/http://www.theinquirer.net/?article=30042 | url-status=unfit | archive-date=March 12, 2006 | title=Rev G. and H. AMD64 chips Preliminary information | publisher=The Inquirer | date=2006-03-03}}
• {{cite news | url=http://www.digitimes.com/bits_chips/a20060314PR200.html | title=Interview with Henri Richard (Part 2) | publisher=DigiTimes | date=2006-03-14}}
• {{cite news | url=http://www.linuxelectrons.com/article.php/2006032009585692 | archive-url=https://web.archive.org/web/20061021152142/http://www.linuxelectrons.com/article.php/2006032009585692 | url-status=dead | archive-date=2006-10-21 | title=AMD demonstrates Hardware Coprocessor Offload | publisher=LinuxElectrons | date=2006-03-20}}
• {{cite news | url=http://www.theinquirer.net/?article=30539 | archive-url=https://web.archive.org/web/20160112143624/http://www.theinquirer.net/?article=30539 | url-status=unfit | archive-date=January 12, 2016 | title=Implementation of FPGA through coherent HTT | publisher= The Inquirer | date=2006-03-26}}
• {{cite news | url=http://www.reghardware.co.uk/2006/04/04/amd_k8l_roadmap/ | title=AMD's K8L 65 nm core due H1 07 | publisher=Reg Hardware | date=2006-04-04 | access-date=2007-04-19 | archive-url=https://web.archive.org/web/20070524105852/http://www.reghardware.co.uk/2006/04/04/amd_k8l_roadmap/ | archive-date=2007-05-24 | url-status=dead }}
• {{cite news | url=http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734 | title=An AMD Update: Fab 36 Begins Shipments, Planning for 65 nm and AM2 Performance | publisher=AnandTech |date=2006-04-04}}
• {{cite news | url=http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2734 | title=Fab36 substantially converted to 65 nm by mid-2007 |publisher=AnandTech |date=2006-04-04}}
• {{cite news | url=http://www.theinquirer.net/?article=31761 | archive-url=https://web.archive.org/web/20060614165456/http://www.theinquirer.net/?article=31761 | url-status=unfit | archive-date=June 14, 2006 | title=AMD shows off details of K8L | publisher=The Inquirer | date=2006-05-16}}
• {{cite news | url=http://www.realworldtech.com/page.cfm?ArticleID=RWT060206035626 | title=AMD's K8L and 4x4 Preview | publisher=RealWorldtech | date=2006-06-02}}
• {{cite news | url=https://arstechnica.com/news.ars/post/20060602-6977.html | title=AMD K8L and 4X4 Technologies | publisher=ArsTechnica | date=2006-06-02}}
• {{cite news|url=http://www.pureoverclock.com/article37.html |title=AMD Quad-Core K8L & 4x4 Details |publisher=Pure OverClock |date=2006-06-03 |url-status=dead |archive-url=https://web.archive.org/web/20120209171346/http://www.pureoverclock.com/article37.html |archive-date=February 9, 2012 }}
• {{cite news | url=http://www.dailytech.com/article.aspx?newsid=3169 | title=Socket AM2 Forward Compatible With AM3 CPUs | publisher=DailyTech | date=2006-07-06 | url-status=dead | archive-url=https://web.archive.org/web/20070608124829/http://www.dailytech.com/article.aspx?newsid=3169 | archive-date=2007-06-08 }}
• {{cite news|url=http://theinquirer.net/default.aspx?article=32948 |title=K8L on schedule, due for release as early as Q1 07 |publisher=The Inquirer |date=2006-07-11 |url-status=unfit |archive-url=https://web.archive.org/web/20070906164558/http://www.theinquirer.net/default.aspx?article=32948 |archive-date=September 6, 2007 }}
• {{cite news | url=http://sourceware.org/ml/binutils/2006-07/msg00178.html | title=GNU binutils support for the new K10 instructions | publisher=SourceWare.org | date=2006-07-13}}
• {{cite news|url=http://www.xbitlabs.com/news/cpu/display/20060721230935.html |title=AMD Executives Confirm K8L to Arrive in Mid-2007 |publisher=X-bit labs |date=2006-07-21 |url-status=dead |archive-url=https://web.archive.org/web/20061126085327/http://www.xbitlabs.com/news/cpu/display/20060721230935.html |archive-date=2006-11-26 }}
• {{cite news|url=http://tech.moneycontrol.com/news/amd-to-demo-k8l-by-year-end/2073/india/ |title=AMD To Demo K8L By Year End |publisher=moneycontrol.com |date=2006-07-23 |url-status=dead |archive-url=https://web.archive.org/web/20070818110559/http://tech.moneycontrol.com/news/amd-to-demo-k8l-by-year-end/2073/india/ |archive-date=August 18, 2007 }}
• {{cite news|url=http://www.tgdaily.com/2006/08/15/amd_releases_socket_f_and_am2_opteron/ |archive-url=https://web.archive.org/web/20060821222334/http://www.tgdaily.com/2006/08/15/amd_releases_socket_f_and_am2_opteron/ |url-status=dead |archive-date=2006-08-21 |title=AMD intros new Opterons and promises 68 W quad-core CPUs |publisher=tgdaily.com |date=2006-08-15 }}
• {{cite news | url=http://www.crn.com/sections/breakingnews/dailyarchives.jhtml?articleId=191902502 | title=Next-Generation AMD Opteron Paves The Way For Quad-Core | publisher=crn.com | date=2006-08-15 | access-date=2007-04-19 | archive-url=https://web.archive.org/web/20120206213118/http://www.crn.com/sections/breakingnews/dailyarchives.jhtml?articleId=191902502 | archive-date=2012-02-06 | url-status=dead }}
• {{cite news|url=http://www.xbitlabs.com/articles/cpu/display/amd-k8l.html |title=AMD's Next Generation Microarchitecture Preview: from K8 to K8L |publisher=X-bit labs |date=2006-08-21 |url-status=dead |archive-url=https://web.archive.org/web/20060827101302/http://www.xbitlabs.com/articles/cpu/display/amd-k8l.html |archive-date=2006-08-27 }}
• {{cite news|url=http://theinquirer.net/default.aspx?article=34433 |title=AMD quad cores: the whole story unfolded |publisher=The Inquirer |date=2006-09-16 |url-status=unfit |archive-url=https://web.archive.org/web/20070519231817/http://www.theinquirer.net/default.aspx?article=34433 |archive-date=May 19, 2007 }}
• {{cite news|url=http://www.infoworld.com/article/07/02/07/07OPcurve_1.html |title=AMD reinvents the x86 |publisher=InfoWorld |date=2007-02-07 |url-status=dead |archive-url=https://web.archive.org/web/20081207170125/http://www.infoworld.com/article/07/02/07/07OPcurve_1.html |archive-date=December 7, 2008 }}
• {{cite news | url=http://www.realworldtech.com/page.cfm?ArticleID=RWT051607033728 | title=Inside Barcelona: AMD's Next Generation | publisher=RealWorldTech |date=2007-05-16}}

• AMD K9
• Phenom (processor)
• Phenom II
• List of AMD Phenom microprocessors
• List of AMD Athlon X2 microprocessors

{{reflist|30em}}

• [https://www.amd.com/ AMD Official Website]
• [https://web.archive.org/web/20070407094427/http://multicore.amd.com/us-en/quadcore/ AMD Quad-core processors introduction]
• [http://www.dvhardware.net/article2023.html DarkVision Hardware: AMD talks about K9, K10 future innovations]
• [https://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543~111541,00.html Next-Generation AMD Opteron Processors Introduced with Record OEM Design Wins and Native Quad-Core Upgrade Path (Official AMD press release on 15 August 2006)]
• [http://pc.watch.impress.co.jp/docs/2006/0202/kaigai238.htm PC Watch report about K10 based on AMD Technology Analyst Day 2004 and 2005] {{in lang|ja}}
• [http://pc.watch.impress.co.jp/docs/2006/0119/kaigai233.htm PC Watch report about K10 based on Slides presented in Microprocessor Forum 2003] {{in lang|ja}}
• {{cite web|url=https://www.amd.com/us-en/assets/content_type/DownloadableAssets/PhilHesterAMDAnalystDayV2.pdf |title=Slides of AMD 2006 Technology Analyst Day: Official Introduction of K10 Microarchitecture |url-status=bot: unknown |archive-url=https://web.archive.org/web/20090326033327/http://www.amd.com/us-en/assets/content_type/DownloadableAssets/PhilHesterAMDAnalystDayV2.pdf |archive-date=2009-03-26 }} {{small|(2.17 MB)}}
• [http://support.amd.com/TechDocs/40546.pdf Software Optimization Guide for AMD Family 10h and 12h Processors]
• [https://web.archive.org/web/20061230235342/http://techreport.com/etc/2005q4/amd-direction/index.x?pg=1 TechReport: AMD outlines Future Goals]
• [http://www.tweaktown.com/forums/archive/index.php/t-9833.html TweakTown Discussions (2003)]
• [https://web.archive.org/web/20070821104528/http://www.xbitlabs.com/articles/cpu/display/amd-k10.html X-bit labs: AMD K10 Micro-Architecture]

{{AMD processors}}

K10

K10

Category:X86 microarchitectures

Category:Computer-related introductions in 2007