Josep Torrellas

{{short description|American computer scientist}}

{{Multiple issues|

{{BLP sources|date=August 2023}}

{{Like resume|date=August 2023}}

}}

{{Infobox scientist

|name = Josep Torrellas

|image =

|image_size =

|caption =

|birth_date = {{birth year and age|1963}}

|birth_place = Montblanc, Spain

|residence =

|citizenship = Spain

|nationality =

|fields = Electrical Engineering

|workplaces = University of Illinois

|alma_mater = Stanford University

|doctoral_advisor = John L. Hennessy

|thesis_title = Multiprocessor cache memory performance: Characterization and optimization

|thesis_year = 1992

|thesis_url = https://www.proquest.com/openview/8eff8ba3ff168e7aa45942f50c162a64

|awards = {{ubl|Harry H. Goode Memorial Award|NSF Young Investigator Award}}

|doctoral_students = {{ubl|Luis Ceze|Karin Strauss}}

}}

Josep Torrellas (born 1963 in Montblanc, Spain) is Professor and Willett Faculty Scholar in the Department of Computer Science and a research faculty for the Universal Parallel Computing Research Center at the University of Illinois Urbana–Champaign. Torrellas's research area is computer architecture, focusing on speculative multithreading, multiprocessor organization, integration of processors and memory, and architectural support for software debuggability and machine reliability. He has been involved in the Stanford DASH and the Illinois Cedar multiprocessor projects, and led the Illinois Aggressive COMA and FlexRAM Intelligent Memory projects.

Torrellas has contributed to many NSF, DARPA and DOE funding initiatives. The Aggressive COMA research project was selected as one of the "Eight Point-Design Studies" that DARPA, NSF, NSA and NASA supported in the mid-nineties in a nationwide effort to accelerate the arrival of a petascale machine. He has received as lead PI several multimillion-dollar NSF grants, and is the lead PI of two medium ITR grants. He has directed projects in several DARPA initiatives, including the recent "Polymorphous Computer Architectures" (PCA), and "High Productivity Computing Systems" (HPCS). In the HPCS program, he is playing a leading role in helping define the architecture of IBM's PERCS multiprocessor (POWER7). He is also involved in DOE's Extreme Scale Computation initiative.

Torrellas has been at the University of Illinois since receiving his PhD in Electrical Engineering from Stanford University in 1992. He also spent a sabbatical year as Research Staff Member at IBM's T.J. Watson Research Center. Torrellas is an IEEE and ACM{{cite web |url=http://www.acm.org/press-room/news-releases/2010/fellows-2010 |title=ACM Names 41 Fellows from World's Leading Institutions — Association for Computing Machinery |accessdate=2012-05-21 |url-status=dead |archiveurl=https://web.archive.org/web/20120428113630/http://www.acm.org/press-room/news-releases/2010/fellows-2010 |archivedate=2012-04-28 }} Fellow and member of the National Computational Science Alliance (NCSA) and the DOE Illinois Center for the Simulation of Advanced Rockets (CSAR). He is currently the Chairman of IEEE Technical Committee on Computer Architecture (TCCA), an Associate Editor of the ACM Transactions on Architecture and Code Optimization (TACO), and a Member of the Advisory Board of the ECE Department, University of Rochester. He previously served as Vice-Chairman and Member of the Advisory Board of IEEE TCCA from 1998 to 2005. Torrellas has received an NSF Young Investigator Award, an NSF RIA, and an IBM Partnership Award. He was the recipient of the 2021 Harry H. Goode Memorial Award.{{Cite web |url=https://www.computer.org/press-room/2021-news/josep-torrellas-earns-2021-ieee-computer-society-harry-h-goode-memorial-award |title=Josep Torrellas Earns 2021 IEEE Computer Society Harry H. Goode Memorial Award |date=March 5, 2021 |publisher=IEEE Computer Society}}