Template:Intel processor roadmap

{{Navbox

|state={{{state|autocollapse}}}

|name=Intel processor roadmap

|title=Intel CPU core roadmaps from P6 to Panther Lake

|list1=

Atom (ULV) Node name Pentium/Core
Microarch. Step Microarch. Step
600 nm P6 Pentium Pro
(133 MHz)
500 nm Pentium Pro
(150 MHz)
350 nm Pentium Pro
(166–200 MHz)
Klamath
250 nm Deschutes
Katmai NetBurst
180 nm Coppermine Willamette
130 nm Tualatin Northwood
Pentium M Banias NetBurst(HT) NetBurst(×2)
90 nm Dothan Prescott Prescott‑2M Smithfield
Tejas Cedarmill (Tejas)
65 nm Yonah Nehalem (NetBurst) Cedar Mill Presler
Core Merom 4 cores on mainstream desktop, DDR3 introduced
Bonnell Bonnell 45 nm Penryn
Nehalem Nehalem HT reintroduced, integrated MC, PCH
L3-cache introduced, 256KB L2-cache/core
Saltwell 32 nm Westmere Introduced GPU on same package and AES-NI
Sandy Bridge Sandy Bridge On-die ring bus, no more non-UEFI motherboards
Silvermont Silvermont 22 nm Ivy Bridge
Haswell Haswell Fully integrated voltage regulator
Airmont 14 nm Broadwell
Skylake Skylake DDR4 introduced on mainstream desktop
Goldmont Goldmont Kaby Lake
Coffee Lake 6 cores on mainstream desktop
Amber Lake Mobile-only
Goldmont Plus Goldmont Plus Whiskey Lake Mobile-only
Coffee Lake Refresh 8 cores on mainstream desktop
Comet Lake 10 cores on mainstream desktop
Sunny Cove Cypress Cove (Rocket Lake) Backported Sunny Cove microarchitecture for 14nm
Tremont Tremont 10 nm Skylake Palm Cove (Cannon Lake) Mobile-only
Sunny Cove Sunny Cove (Ice Lake) 512 KB L2-cache/core
Willow Cove (Tiger Lake) Xe graphics engine
Gracemont Gracemont Intel 7
(10nm ESF)
Golden Cove Golden Cove (Alder Lake) Hybrid, DDR5, PCIe 5.0
Raptor Cove (Raptor Lake)
Crestmont Crestmont Intel 4 Redwood Cove Meteor Lake Mobile-only
NPU, chiplet architecture
Skymont Skymont N3B (TSMC) Lion Cove Lunar Lake Low power mobile only (9-30W)
Arrow Lake
Darkmont Darkmont 18A Cougar Cove Panther Lake

  • Strike-through indicates cancelled processors

  • Bold names are microarchitectures

  • Italic names are future processors

}}{{Documentation}}